



1/11 Ebenezer E. Eshun, et al. (AC) BUR920030058US1











F16. 2(a)




F16. 2(4)

100



F16. 3

200



F16. 4








FIG. 2(c)









P-Cell Graphical Design System




P-Cell Schematic Design System





10/11 BUR920030058US1



FID. 9(b) Resistor P-Cell Panel




Fig 9(c) Resistor P-Cell GUI Panel

11/11 BUR920030058US1

